



NTE74HCT14 & NTE74HCT14T Integrated Circuit TTL – High Speed CMOS, Hex Inverting Schmitt Trigger

Description:

The NTE74HCT14 (14-Lead DIP) and NTE74HCT14T (SOIC-14) are hex inverting Schmitt trigger devices that utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability to drive 10 LS-TTL loads. Inputs are protected from damage due to static discharge by internal diode clamps to V_{CC} and GND.

Features:

- Propagation Delay: 13ns (typ)
- Wide Power Supply Range: 4.5V to 5.5V
- Low Quiescent Current: 10 μ A (max)
- Low Input Current: 1 μ A (max)
- Fanout of 10 LS-TTL Loads
- Typical Hysteresis Voltage: 0.6V at $V_{CC} = 4.5V$
- TTL, LS Pinout and Input Threshold Compatible

Absolute Maximum Ratings: (Note 1, Note 2)

Supply Voltage, V_{CC}	-0.5 to +7.0V
DC Input Voltage, V_{IN}	-1.5 to $V_{CC} + 1.5V$
DC Output Voltage, V_{OUT}	-0.5 to $V_{CC} + 0.5V$
Clamp Diode Current, I_{IK}, I_{OK}	$\pm 20mA$
DC Output Current (Per Pin), I_{OUT}	$\pm 25mA$
DC V_{CC} or GND Current (Per Pin), I_{CC}	$\pm 50mA$
Power Dissipation (Note 3), P_D	600mW
Storage Temperature Range, T_{STG}	-65°C to +150°C
Lead Temperature (During Soldering, 10sec), T_L	+260°C

Note 1. Stresses exceeding the Absolute Maximum Ratings may damage the device. The device may not function or be operable above the Recommended Operating Conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the Recommended Operating Conditions may effect device reliability. The Absolute Maximum Ratings are stress ratings only.

Note 2. Unless otherwise specified, all voltages are referenced to GND.

Note 3. Power Dissipation temperature derating: 12mW/°C from +65°C to +85°C.

Recommended Operating Conditions:

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	—	5.5	V
DC Input or Output Voltage	V _{IN} , V _{OUT}	0	—	V _{CC}	V
Operating Temperature Range	T _A	-40	—	+85	°C

DC Electrical Characteristics: (V_{CC} = 5.5V unless otherwise specified)

Parameter	Symbol	Test Conditions		T _A = +25°C	T _A = -40° to +85°C	Unit
		Typ	Guaranteed Limits			
Positive-Going Threshold Voltage	V _{T+}	Minimum	V _{CC} = 4.5V	1.5	1.2	1.2
				1.7	1.4	1.4
		Maximum	V _{CC} = 4.5V	1.5	1.9	1.9
				1.7	2.1	2.1
Negative-Going Threshold Voltage	V _{T-}	Minimum	V _{CC} = 4.5V	0.9	0.5	0.5
				1.0	0.6	0.6
		Maximum	V _{CC} = 4.5V	0.9	1.2	1.2
				1.0	1.4	1.4
Hysteresis Voltage	V _H	Minimum	V _{CC} = 4.5V	0.6	0.4	0.4
				0.7	0.4	0.4
		Maximum	V _{CC} = 4.5V	0.6	1.4	1.4
				0.7	1.5	1.5
Minimum High Level Output Voltage	V _{OH}	V _{IN} = V _{IH} or V _{IL}	I _{OUT} = 20µA, V _{CC} = 4.5V	V _{CC}	V _{CC} -0.1	V _{CC} -0.1
			I _{OUT} = 4.0mA, V _{CC} = 4.5V	4.2	3.98	3.84
			I _{OUT} = 4.8mA,	5.2	4.98	4.84
Minimum Low Level Output Voltage	V _{OL}	V _{IN} = V _{IH}	I _{OUT} = 20µA, V _{CC} = 4.5V	0	0.1	0.1
			I _{OUT} = 4.0mA, V _{CC} = 4.5V	0.2	0.26	0.33
			I _{OUT} = 4.8mA	0.2	0.26	0.33
Maximum Input Current	I _{IN}	V _{IN} = V _{CC} or GND, V _{IH} or V _{IL}	—	±0.1	±1.0	µA
Maximum Quiescent Supply Current	I _{CC}	V _{IN} = V _{CC} or GND, I _{OUT} = 0µA	—	1.0	10	µA
		V _{IN} = 2.4V or 0.5V	—	2.4	2.4	mA

AC Electrical Characteristics: (V_{CC} = 5V, t_r = t_f = 6ns, C_L = 15pF, T_A = +25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Typ	Guaranteed Limits	Unit
Maximum Propagation Delay	t _{PLH} , t _{PHL}	—	10	18	ns

AC Electrical Characteristics: (V_{CC} = 5V ±10%, t_r = t_f = 6ns, C_L = 50pF unless otherwise specified)

Parameter	Symbol	Test Conditions	T _A = +25°C	T _A = -40° to +85°C	Unit
			Typ	Guaranteed Limits	
Maximum Propagation Delay	t _{PLH} , t _{PHL}	—	20	25	ns
Maximum Output Rise and Fall Time	t _{THL} , t _{TLH}	—	9	15	19
Power Dissipation Capacitance	C _{PD}	Per Gate, Note 4	—	25	—
Maximum Input Capacitance	C _{IN}	—	5	10	pF

Note 4. C_{PD} determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f + I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC} f + I_{CC}.

Pin Connection Diagram

